Steps (1-6) are for AM transistor array and steps (7-9) are for LED integration.
Step (1), drill via-holes by CO2 laser and fill in the via-holes with dilute silver paste.
Step (2), screen-print gate lines on the back side of the paper.
Step (3), screen-print gate electrodes on the front side of the paper.
Step (4), deposit 2-μm-thick parylene-C layer as the gate dielectric.
Step (5), deposit 50-nm-thick DNTT as the active layer.
Step (6), screen-print silver source electrodes, drain electrodes and drain lines together.
Step (7), deposit 5-μm-thick parylene-C layer for insulation between drain lines and source lines. Next, drill via-holes by CO2 laser to expose source lines.
Step (8), screen-print source contact pads (electrically connected to source electrodes through the via-holes in Step (8)) and source lines.
Step (9), mount micro-LEDs before the paste dries under an optical microscope. Allow the device to dry 2 hours at room temperature prior to testing. between the gate and source, and a DC voltage is applied between the drain and source. IGS, pk-pk and IDS, pk-pk are acquired by a resistor combined with a lock-in amplifier.
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